Design me a Product

$250-750 USD

Imeghairiwa

Imechapishwa

almost 10 years ago

$250-750 USD

Kulipwa wakati wa kufikishwa

Generate System Verilog UVM testbench and HTML tables from XLS describing register description of a IP Skills needed - Hardware design, SystemVerilog, UVM, Python, HTML

Electronics

Python

Verilog / VHDL

Kitambulisho cha mradi: 6097864

Kuhusu mradi

3 mapendekezo

Mradi wa mbali

Inatumika 10 yrs ago

Unatafuta kupata pesa?

Barua pepe

Faida za kutoa zabuni kwenye Freelancer

Weka bajeti yako na muda uliopangwa

Pata malipo kwa kazi yako

Eleza pendekezo lako

Ni bure kujiandikisha na kutoa zabuni kwa kazi

3 wafanyakazi huru wana zabuni kwa wastani $574 USD kwa kazi hii

@hemangvp

i have work exp on SystemVerilog and OVM based TB development. Also know Perl and C++ . Have experience on Hardware Logic design knowledge too.

$444 USD ndani ya siku 10

0.0

(0 hakiki)

0.0

@shobhitkapoor

Hi I have seen your requirement and sounds very interesting to me and basically belongs to my skill set i.e. which is UVM and SystemVerilog , I have 10+ years of Design and Verification Experience and worked for top notch Chip and EDA Companies , Basically I understand of generating concept of UVM Testbench but are you expecting the Test-bench should be generic which can written for any IP ? or you want to right for specific IP only ? I would prefer to write product in perl , even I wrote personal template generator & code generator for my personal usage. it is possible to write basic read/write based auto generated test bench , it would be great if you send me your idea in blocks what exactly you want to generate from register description ? please provide some more details about work Thanks Shobhit K.

$722 USD ndani ya siku 60