Verilog Phase Locked Loop Simulation

Imekamilika Ilichapishwa Miaka 5 iliyopita Kulipwa wakati wa kujifungua

$10-30 USD

Kulipwa wakati wa kujifungua

Imekamilika Kulipwa wakati wa kujifungua

Verilog Phase Locked Loop Simulation

Computer Science Uhandisi wa Umeme Hisabati Matlab na Mathematica Verilog / VHDL

Kitambulisho cha Mradi: #18329249

Kuhusu mradi

3 mapendekezo Mradi wa mbali Ipo mtandaoni %project.latestActivity_relativeTime|badilisha%

Unapania kutengeneza pesa?

Faida za kutoa zabuni kwenye Freelancer

Weka bajeti yako na muda
Lipwa kwa kazi yako
Onyesha ombi lako
Ni bure kujisajili na kuweka zabuni kwa kazi

Imetuzwa kwa:

Picha ya Profaili ya hungfreelancer
hungfreelancer

I have 10 years of experiences in design and verify using Verilog and SystemVerilog HDL. I have experience of using tools such as VCS (Synopsys), Vivado (Xilinx), Quartus II (Altera), kits such as DE1, DE2 (Altera), Vi Zaidi

$20 USD kwa siku 1
(Maoni 8)
4.2

3 wafanyakazi huru wanazabuni wastani wa $23 kwa kazi hii

Picha ya Profaili ya ahmedmohamed85
ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using verilog please check my profile also please message me so that we can discuss

$30 USD kwa siku 1
(Maoni 446)
7.9
Tuma Mradi Kama huu