Sasa unafuata
Hitilafu katika kufuata mtumiaji.
Mtumiaji huyu haruhusu watumiaji kumfuata.
Tayari unamfuata mtumiaji huyu.
Mpango wako wa uanachama unaruhusu tu ufautiliaji 0. Boresha hapa.
Umefaulu kuacha kufuata
Hitilafu wakati wa kuacha kumfuata mtumiaji.
Umefaulu kupendekeza
Hitilafu katika kumpendekeza mtumiaji
Hitilafu fulani imetokea. Tafadhali onyesha upya ukurasa na ujaribu tena.
Barua pepe imethibitishwa kwa ufanisi.
copenhagen,
denmark
Ni saa 4:52 PM hapa
Alijiunga Septemba 25, 2017
1
Mapendekezo
Aamir N.
@sohailnagra
4.6
4.6
83%
83%
copenhagen,
denmark
89%
Kazi Zilizokamilika
94%
Kwa Bajeti
91%
Kwa wakati
29%
Kiwango cha Kuajiriwa Tena
Electronics Engineer
Wasiliana na Aamir N. kuhusu kazi yako
Ingia ili kujadili maelezo yoyote kwenye gumzo.
Kaguzi
Mabadiliko yamehifadhiwa
Inaonyesha 1 - 5 kutoka kwa 15 - hakiki
$40.00 USD
D
•
₹12,500.00 INR
S
•
$250.00 AUD
C Programming
Engineering
Verilog / VHDL
Software Architecture
FPGA
A
•
₹40,356.00 INR
Engineering
Electronics
Verilog / VHDL
Electrical Engineering
FPGA
P
•
$1,667.00 USD
C Programming
Electronics
Verilog / VHDL
FPGA
FPGA Coding
M
•
Uzoefu
Research Engineer
Jan 2018 - Jun 2019 (1 year, 5 months)
IP Core Development team Member led by Dr. Shahid Masud
Teaching Assistant
Ago 2017 - Des 2017 (4 months, 1 day)
Teaching Assistan - Digital System Design Fall 2017 Worked as Teacher Assistant under supervision of Dr. Awais Bin Altaf
Elimu
MS Electrical Engineering
(2 years)
Bsc Electronics Engineering
(4 years)
Sifa
SystemVerilog Accelerated Verification with UVM v1.2.5 Exam
Cadence Design Systems
2022
The earner of this badge can create UVM Verification Components (UVCs) . They can configure, customize and connect UVCs in a UVM verification environmment. They can create UVC and system-level sequences to drive stimulus patterns into a DUT. They can implement and integrate scoreboards. They also have a basic knowledge of UVM Register Modelling. Badge earners understand industry best-practices for creating UVCs and UVM verification environments.
Chapisho
AN EFFICIENT ALGORITHM FOR FINGERPRINT RECOGNITION USING MINUTIAE EXTRACTION
Pakistan Journal of Science (Vol. 70 No. 2 June, 2018)
Fingerprints have always been considered as basic element for personal recognition.
The performance of fingerprint recognition system depends on minutiae which are extracted from raw
fingerprint images. In this study, an efficient scheme for fingerprint recognition was proposed.
Initially, the input image was enhanced using pre-processing techniques. After image enhancement,
image segmentation was performed and minutiae extraction was done using ridge thinning and
minutiae marking. To this end, false minuti
Performance Evaluation of IEEE 1588 Protocol Using Raspberry Pi over WLAN
2018 IEEE International Conference on Communication Systems (ICCS)
IEEE 1588 is a recently developed protocol for
clock synchronization in a wired network with micro-second
precision. Clock synchronization is usually a challenge in
industrial real time applications such as robotics, industrial
controls, smart power grids and Telecommunications. In this
paper, we have implemented the IEEE 1588 Precision Time
Protocol on a compact Raspberry Pi based Embedded System.
We have analyzed the performance of the Precision Time
Protocol over both wireless local area network and wire
Wasiliana na Aamir N. kuhusu kazi yako
Ingia ili kujadili maelezo yoyote kwenye gumzo.
Udhibitisho
Ujuzi wa Juu
Angalia Wafanyakazi Huru sawia:
Pitia Onyesho Sawia
Mwaliko umetumwa kwa mafanikio
Asante! Tumekutumia kiungo cha kudai mkopo wako bila malipo kwa barua pepe.
Hitilafu fulani imetokea wakati wa kutuma barua pepe yako. Tafadhali jaribu tena.
Imeshindwa kunakili kwenye ubao wa kunakili, tafadhali jaribu tena baada ya kurekebisha ruhusa zako.
Imenakiliwa kwenye ubao wa kunakili.
Onyesho la kukagua linapakia
Ruhusa imetolewa kwa Uwekaji wa Kijiografia.
Muda wako wa kuingia umeisha na umetoka nje. Tafadhali ingia tena.