Picha ya jalada la wasifu
Sasa unafuata
Hitilafu katika kufuata mtumiaji.
Mtumiaji huyu haruhusu watumiaji kumfuata.
Tayari unamfuata mtumiaji huyu.
Mpango wako wa uanachama unaruhusu tu ufautiliaji 0. Boresha hapa.
Umefaulu kuacha kufuata
Hitilafu wakati wa kuacha kumfuata mtumiaji.
Umefaulu kupendekeza
Hitilafu katika kumpendekeza mtumiaji
Hitilafu fulani imetokea. Tafadhali onyesha upya ukurasa na ujaribu tena.
Barua pepe imethibitishwa kwa ufanisi.
Picha ya Mtumiaji
Bedera ya UNITED STATES
redondo beach, united states
Ni saa 7:11 PM hapa
Alijiunga Septemba 19, 2012
0 Mapendekezo

Rudy B.

@rudy03

0.0 (0 hakiki)
0.0
0.0
0%
0%
Bedera ya UNITED STATES
redondo beach, united states
N/A
Kazi Zilizokamilika
N/A
Kwa Bajeti
N/A
Kwa wakati
N/A
Kiwango cha Kuajiriwa Tena

FPGA Designer

Over 7 years of experience in various types of algorithm developments, vhdl/verilog design, embedded processing. Design includes various high speed video applications, and heavily involved in signal processing and communication systems with dense DSP application such as FFT, channelizer, modulator/demodulator and various filter designs. Also involved in embedded processors using Microblaze/PowerPc, and developing APIs using C/C++.

Wasiliana na Rudy B. kuhusu kazi yako

Ingia ili kujadili maelezo yoyote kwenye gumzo.

Portfolio

272429
272429

Kaguzi

Mabadiliko yamehifadhiwa
Hakuna maoni ya kuona hapa!

Uzoefu

DSP engineer, vhdl/verilog coding

Startup Company
Apr 2010 - Sasa
Working on Video Compression algorithm development. Developed full rate HD vdieo system, capturing over firewire interface. applying compression methods, and transfer the data over gigabit interface to another board. Developed all the necessary interfaces and the .NET API.

digital designer

Northrop Grumman Aerospace System
Apr 2006 - Mei 2010 (4 years, 1 month)
Beamformer Algorithm design. Adaptive LMS filter design. Fixed-point Wideband Subchannelizers design, including presume window, DFT engines, filter banks, and barrel shifters. Advanced FPGA designing, packing and optimization of the specific targeted FPGA device. back-end processes from syntheses to place & route. Performed thorough floor-planning and advanced placement, using planAhead/FPGA-Editor for timing closure on highly utilized FPGAs. Developed bit-to-bit accurate models, in C/C++ Used Ma

Elimu

Master in EE

University of California, Los Angeles, United States 2005 - 2007
(2 years)

Bachelor in EE

University of California, Los Angeles, United States 2003 - 2005
(2 years)

Wasiliana na Rudy B. kuhusu kazi yako

Ingia ili kujadili maelezo yoyote kwenye gumzo.

Udhibitisho

Wafanyakazi Huru Wanaopendelewa
Amedhibitishwa Kiutambulisho
Amedhibitishwa Kimalipo
Amedhibitishwa Kisimu
Amedhibitishwa Kibarua pepe
Facebook Imeunganishwa

Vyeti

vworker.png Foundation vWorker Member
Mtumiaji wa zamani Mtumiaji Mwingine
Mwaliko umetumwa kwa mafanikio
Asante! Tumekutumia kiungo cha kudai mkopo wako bila malipo kwa barua pepe.
Hitilafu fulani imetokea wakati wa kutuma barua pepe yako. Tafadhali jaribu tena.
Watumiaji Waliosajiliwa Jumla ya Kazi Zilizochapishwa
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Onyesho la kukagua linapakia
Ruhusa imetolewa kwa Uwekaji wa Kijiografia.
Muda wako wa kuingia umeisha na umetoka nje. Tafadhali ingia tena.