ALU using Novel Adiabatic Logic using cadence virtuoso tools in 45nm technology

Imefungwa Ilichapishwa Miaka 3 iliyopita Kulipwa wakati wa kujifungua

₹1500-12500 INR

Kulipwa wakati wa kujifungua

Imefungwa Kulipwa wakati wa kujifungua

Implementation of n bit ALU using Novel Adiabatic Logic using cadence virtuoso tools in 45nm technology and verification of its operation. Implementation of n bit ALU using CMOS Logic using cadence virtuoso tools in 45nm technology and verify its operation. Analyze and Compare the both in for different parameters like power, delay, power delay product, area,vdd, and operating frequency etc. Show that adiabatic logic ALU has better performance in terms of power and other parameters.

Also we need the good documentation of work as a research paper.

Verilog / VHDL Uhandisi wa Umeme Elektroniki FPGA Ubunifu wa Circuit

Kitambulisho cha Mradi: #26936584

Kuhusu mradi

3 mapendekezo Mradi wa mbali Ipo mtandaoni %project.latestActivity_relativeTime|badilisha%

Unapania kutengeneza pesa?

Faida za kutoa zabuni kwenye Freelancer

Weka bajeti yako na muda
Lipwa kwa kazi yako
Onyesha ombi lako
Ni bure kujisajili na kuweka zabuni kwa kazi

3 wafanyakazi huru wanazabuni wastani wa ₹9657 kwa kazi hii

Picha ya Profaili ya inspiredwhiz
inspiredwhiz

Hello, Greetings! I am an Electrical Engineer with specialization in Electronics, Circuit Design, Verilog / VHDL, Electrical Engineering and FPGA. I have high proficiency in Electrical Engineering, HVAC, LTE system mod Zaidi

₹7770 INR kwa siku 3
(Maoni 10)
4.7
Picha ya Profaili ya Thiruvengadam85
Thiruvengadam85

Hi I have wroked in different nm including 45 nm. and I measured power, delay, PDP, area, vdd versus parameter, load versus performance parameters. and also worked in static logic style. i have worked for reputed journ Zaidi

₹11200 INR kwa siku 7
(Maoni 0)
0.0
Picha ya Profaili ya dsaridhan
dsaridhan

I have Good experience and knowledge on static and dynamic CMOS digital design. I have done 32 bit ALU CMOS design using Tanner EDA. I have document of ALU cmos implementation using Tanner EDA. I am having Good Exposur Zaidi

₹10000 INR kwa siku 7
(Maoni 0)
0.0
Tuma Mradi Kama huu