Phase 1: Feasibility study - porting Micropython to RISC V SoC running on Arty A7 35T FPGA board with support for makecode editor.
£20-250 GBP
Kulipwa wakati wa kujifungua
Hi,
I need some help with an initial detailed feasibility study on how to Port Micropython onto an open-source RISC V SoC ( i will send you the exact CPU implementation at a later stage) running on Arty A7 35T FPGA board and how much work is involved with a detailed task list and an estimated timescale.
The projects end goal is to build RISC V porting with all the GPIO & peripherals working in Micropython and the implementation should be compatible with Micropython makecode editor( [login to view URL]).
The final objective of this project is to create an open-source Micropython RISC V board with all the required IO functions and support for the makecode editor using USB port.
A similar RISC V Micropython porting like in these repos creaeted by Miodrag Milanović in GitHub.
[login to view URL]
[login to view URL]
[login to view URL]
Some additional info:
[login to view URL]
[login to view URL]
Regards,
Prathap
Kitambulisho cha Mradi: #30903536
Kuhusu mradi
2 wafanyakazi huru wanazabuni wastani wa £110 kwa kazi hii
Note: I will build a RISC V porting with all the GPIO & peripherals that is working in Micropython and the implementation wouldbe compatible with Micropython makecode. Thanks for your job posting. As an electrical eng Zaidi
AN EXPERT IN ABOVE NAMED SKILLS, DEAR CLIENT, After KEENLY and PROFESSIONALLY reading your description and being able to comprehend CLEARLY with Mentioned REQUIRED SKILLS, and possessing the aforementioned QUALIFICATIO Zaidi