Verilog vhdlKazi

Nataka Kuajiri Nataka Kufanya Kazi

Kichujio

Utafutaji wangu
Chuja ukitumia:
Bajeti
hadi
hadi
hadi
Aina
Ujuzi
Lugha
    Jimbo la Kazi
    Tumia Kichujio
    4,802 verilog vhdl kazi zimepatikana, bei imeletwa USD
    Custom Project Jan 14 2013 12:51:56 Imeisha left

    Hi, I have a project in Matlab/Simulink it should be converted in VHDL. Please let me know if you are interested.

    Uhandisi wa Umeme Matlab na Mathematica
    $97 (Avg Bid)
    $97 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    Custom Project Jan 14 2013 12:44:13 Imeisha left

    hi, i have a project and the task is to convert the Matlab/simulink file into VHDL using Space Vector Modulation. Leave a message if you are interested.

    Uhandisi wa Umeme
    $97 (Avg Bid)
    $97 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    Image steganography implemented on fpga using verilog Imeisha left

    i want to make a project on image steganography that is hiding text images in an image and i want to implement it on FPGA (field programmable gate array) using verilog. i want the whole source code and all the implementation steps and a full and final project report.

    Uhandisi wa Umeme Software Iliyopachikwa Uhandisi Usimamizi wa Mradi Verilog / VHDL
    $1013 (Avg Bid)
    $1013 Wastani wa Zabuni
    11 zabuni
    Zabunia sasa
    Two Function Calculator VHDL Code + Report - repost Imeisha left

    Two Function Calculator VHDL Code + Report - repost lslk;lkfs;lf s New Now with Freelancer TimeTracker! All Hourly projects now have the option to use the Freelancer TimeTracker application. What this means for you: See screenshots of what your freelancer is working on Easy to view time cards of every minute worked Ensure all hours logged are hours worked!

    PHP
    $650 (Avg Bid)
    $650 Wastani wa Zabuni
    3 zabuni
    Zabunia sasa
    Custom Project Jan 09 2013 18:28:38 Imeisha left

    hi, I am studying in a college and i have to do a final year project which is already in Simulink and have to convert in VHDL. This VHDL code should be synthesised in a FPGA Development kit. Help me in this project, if you are interested send me a mail. Regards, Navin Ramalingam

    Matlab na Mathematica Verilog / VHDL
    $15 / hr (Avg Bid)
    $15 / hr Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    VHDL fft 24bit Imeisha left

    A VHDL code for an fft (Fast Fourrier Transform) of a 24 bit input The input comes from the (Audio in) a 24 bit vector,only the fft part is required ,if needed the audio in code will be provided

    Verilog / VHDL
    $148 (Avg Bid)
    $148 Wastani wa Zabuni
    14 zabuni
    Zabunia sasa
    verilog elevator Imeisha left

    I want u to use fpga and develop elevator according to project dispute. I will provide details later. I want u to use verilog and finish it as soon as possible. please bid only u r really good in verilog.

    Elektroniki Microcontroller Verilog / VHDL
    $75 (Avg Bid)
    $75 Wastani wa Zabuni
    15 zabuni
    Zabunia sasa
    Solve a bug on Verilog NetFPGA implementation Imeisha left

    We need a Verilog expert to solve a bug on NetFPGA implementation of a modified Ethernet switch. It might be related with timing limitations of the Verilog code to gate conversion handling table writing and reading of MAC addresses at a table. More details on request. GI

    Elektroniki Verilog / VHDL
    $25 / hr (Avg Bid)
    $25 / hr Wastani wa Zabuni
    9 zabuni
    Zabunia sasa
    CORDIC Assignent Imeisha left

    The project requires the design of 3 modules in system verilog: a rotational cordice, a vectoring cordic and a combination of the two in order to realise a trigonometri function. All coding must be done in SystemVerilog and it must be compilable in Modelsim. A more detailed project dexcription as well as the module templates are included in the attached files.

    Elektroniki Microcontroller Verilog / VHDL
    $281 (Avg Bid)
    $281 Wastani wa Zabuni
    8 zabuni
    Zabunia sasa
    XILINX FPGA + 16x2 LCD + IIC bus Imeisha left

    ...LCD. I have board with XILINX spartan-3 FPGA. HD44780 16x2 LCD is connected to FPGA (11 signals: D0-D7, E, R/W, RS). IIC bus is connected to FPGA. There is 3 devices on IIC bus: 24LC32 eeprom (addres 1010000), MAX6625 temperature sensor (addres 1001000), PCF8583 real time clock (addres 1010001). This design will be used for testing purpose only. It doesn't matter how it will be build VHDL/verilog or schematics, standalone code or microblaze. It should only be able to read data from IIC devices and display it on LCD. For example when board is powered on, then temperature is displayed, after 5 seconds time and date is displayed, after 5 seconds first 32 bytes from EEPROM displayed. There is no need to build interface for setting up time and date or edit eepro...

    Elektroniki Verilog / VHDL
    $119 (Avg Bid)
    $119 Wastani wa Zabuni
    18 zabuni
    Zabunia sasa
    VHDL Report Imeisha left

    I have written a VHDL code for and ALU and a Register and made them work together through pipelining. I need a 6-10 pages report written professionally

    Uandishi wa kiufundi Verilog / VHDL
    $33 (Avg Bid)
    $33 Wastani wa Zabuni
    7 zabuni
    Zabunia sasa
    MIPS 32-bit Pipelined Processor Imeisha left

    I want this project done in VHDL in a day. Can you deliver? Please quote your price for the same. I'm hoping you might already have this project. Please be lenient with your price I'm a college student who tried hard to do this project but couldn't.

    Elektroniki Verilog / VHDL
    $18 (Avg Bid)
    $18 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    Need Programming language descriptions Imeisha left

    I will prefer to those who are familiar with sofware programming for my project Project descriptions is: I want programming language brief introduction/description (word count:150+) I want great quality content. I don't want...want total 25 introductions/descriptions for SEO purpose. As we see in Wikipedia, introduction of programming language, I want description in the same manner but not the same copy. Following are programming languages Ada Android C COBOL Delphi HTML iOS (for iPhone) Java Javascript Linux Lisp Lua .NET Oberon Pascal PERL PHP Prolog Python Ruby Scala Scheme SQL/mySQL Unix VHDL My offer is $30 per 25 programming language introductions/descriptions (I have one more project after successful completion of this) Feel free to a...

    Uandishi wa hati miliki
    $68 (Avg Bid)
    $68 Wastani wa Zabuni
    6 zabuni
    Zabunia sasa
    Custom Project Dec 13 2012 20:45:54 Imeisha left

    I am making a website that sells programming books in many categories. I want programming language brief introduction/description (word count:150+) in short which will be shown above the books. I want great quality content (after reading feedback on your profile, I think I don't need to give more details) I don't want any compromise ...compromise with the quality. I want total 35 introductions/descriptions for SEO purpose. As we see in Wikipedia, introduction of programming language, I want description in the same manner but not the same copy. Following are programming languages Ada Android C COBOL Delphi HTML iOS (for iPhone) Java Javascript Lisp Lua Microsoft .NET Oberon Pascal PERL PHP Prolog Python Ruby Scala Scheme SQL/mySQL Unix VHDL And 11 more (I will provide afte...

    Uandishi wa hati miliki
    $30 (Avg Bid)
    $30 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    VHDL Project 2 Imeisha left

    Designing a VHDL model.

    Verilog / VHDL
    $50 (Avg Bid)
    $50 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    VHDL Code - DCT Imeisha left

    VHDL Code with DCT functionality needs to be developed. This needs to work on Xilinx Virtex 5 FPGA. Testing it on Genesys board will be an added advantage.

    Uhandisi wa Umeme Elektroniki Verilog / VHDL
    $285 (Avg Bid)
    $285 Wastani wa Zabuni
    7 zabuni
    Zabunia sasa
    DDR2 SDRAM Fifo, Vhdl Imeisha left

    Hello, I need a VHDL design which converts the complete DDR2 SDRAM Memory to a 32-Bit FIFO. The target Memory is Micron MT47H32M16HR -25 or -3 speed grade. Target FPGA is Xilinx Spartan 6 XC6SLX25T-2CSG324C. Design should work in Xilinx ISE Simulator. Attached is the TOP VHDL file to give an idea how it looks like. Regards, Ersin ÖZALP

    Uhandisi wa Umeme Elektroniki Verilog / VHDL
    $516 (Avg Bid)
    Il'ohusishwa
    $516 Wastani wa Zabuni
    4 zabuni
    Zabunia sasa
    Implement 802.11 b/g on FPGA using simulink and Xilinx system generator Imeisha left

    I need to implement 802.11 b/g in simulink using Xilinx blocksets and then by using Xilinx system generator translate it into verilog and implement the design on FPGA kit (possibly Virtex 6). I need complete design in working condition. If someone can help me please reply!!

    Uhandisi wa Umeme Matlab na Mathematica Verilog / VHDL Wireless
    $1438 (Avg Bid)
    $1438 Wastani wa Zabuni
    8 zabuni
    Zabunia sasa
    Mradi ama shindano la kibinafsi #4013920 Imeisha left

    Tafadhali Jisajili ama Ingia ili kuona maelezo.

    Verilog / VHDL
    Zabunia sasa
    URGENT!!! Structural Verilog 8hr DeadLine Imeisha left

    PLEASE LET ME KNOW IF THIS IS POSSIBLE TO BE DONE IN 7-8 HOURS ONLY SERIOUS BIDS PLEASE THIS IS AN URGENT REQUEST NEED COMPLETED NOVEMBER 30, 2012

    Verilog / VHDL
    $250 (Avg Bid)
    $250 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    MIPS pipeline 32 bit in VErilog Imeisha left

    Hi, I have a design and I need a modification on it. I need my current design with 5-6 more instruction support by changing in ALU module. Henceforth there will be a change in hazard detection unit, forwarding unit as well top level. A little change in instruction as well data memory. A testbench which can test different combination of instructions with hazards. A branch prediction unit. (Site administrator has removed the contact detail) Thank you.

    Elektroniki Microcontroller Verilog / VHDL
    $183 (Avg Bid)
    $183 Wastani wa Zabuni
    4 zabuni
    Zabunia sasa
    Private Project Imeisha left

    VHDL-based programming and documentation to create and deliver a VHDL clone of a communications protocol.

    Verilog / VHDL
    $300 (Avg Bid)
    $300 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    Private Project Imeisha left

    Create VHDL code for FPGA-use that is equivilent to the functional elements described within the Actel coreSDLC V3.0 handbook. The Actel coreSDLC V3.0 handbook will serve as the programmer's guide / handbook.

    Verilog / VHDL
    $300 (Avg Bid)
    Il'ohusishwa
    $300 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    GTKWave - Eclipse Plugin Imeisha left

    GTKWave is a fully featured GTK+ based wave viewer for Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing. Project homepage is here: Project main target is to create an Eclipse plugin which will run the GTKWave application integrated into Eclipse (NOT an external window). Following requirements are mandatory: • All of the features of GTKWave should be active for the Eclipse user. • The viewer should be invoked whenever a user double clicks a VCD file in the project explorer window. File should be loaded and displayed. • Whenever a newer version of GTKWave is released, the task of compiling a new GTKWave Eclipse Plugin should be trivial (simply override the source files of GTKWave and

    C Programming Java
    $1200 (Avg Bid)
    Il'ohusishwa
    $1200 Wastani wa Zabuni
    6 zabuni
    Zabunia sasa
    Custom Project Nov 27 2012 02:41:23 Imeisha left

    Ahmed I am taking an advanced microprocessor class and we get tons of projects. They are not super hard but I am not to proficient with Verilog. We are using Xilinx and are doing stuff like counters, adders, multipliers, etc Do you think it is something you are interested in helping out. I am a student and cant pay big bucks. I can pay up to $50 bucks per assignment

    Verilog / VHDL
    $50 (Avg Bid)
    $50 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    Verilog Structal Imeisha left

    Structural Veriolog, if able to completed by Thursday willing to pay maximum of 75 USD its a simple project Just not enough time to complete

    Verilog / VHDL
    $91 (Avg Bid)
    $91 Wastani wa Zabuni
    4 zabuni
    Zabunia sasa
    Custom Project Nov 26 2012 20:45:54 Imeisha left

    Structural Verilog

    Verilog / VHDL
    $4 / hr (Avg Bid)
    $4 / hr Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    MIPS 32 bit pipeline in Verilog Imeisha left

    I need to redesign my current design. Someone who can submit in three days, Thank you hope to hear from someone soon.

    Verilog / VHDL
    $80 (Avg Bid)
    $80 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    Capturing the image from an NTSC Camera and displaying it live on a VGA monitor Imeisha left

    I need Verilog code for capturing images from NTSC camera (input is video camera), buffering images in external RAM on Nexys2 labkit (FPGA Spartan 3E XC3S500E FG320), and using the VDEC1 ADV7183B video decoder chip to convert from NTSC to YCrCb, then displaying the images on VGA monitor. Basically, the input to the VDEC1 will be NTSC, the output of this chip will be YCrCb, Then, the YCrCb should be converted to RGB to be buffered and displayed on the vga monitor. Attached is pdf of a very close project, but I need the output to be VGA (640 by 480) not SVGA. And definitions of the modules in verilog are povided in the zip file.

    Verilog / VHDL
    $43 (Avg Bid)
    Dharura
    $43 Wastani wa Zabuni
    4 zabuni
    Zabunia sasa
    Verilog Expert - Electronics Imeisha left

    Need a verilog expert to create a simple program.. experience with C++ is advantage..But verilog experience is must..should have Electronics background.. Program needs to be completed within 24 hours after I hire you..More details will be provided once you bid..But Program is not complected and should not take more than a day.. Budget is fix $50..Under no circumstance I will hire someone with more than $50 bid..

    C Programming Uhandisi wa Umeme Elektroniki Uhandisi Verilog / VHDL
    $44 (Avg Bid)
    $44 Wastani wa Zabuni
    20 zabuni
    Zabunia sasa
    Custom Project Nov 24 2012 17:47:50 Imeisha left

    I want you to design MIPS 32 bit in Verilog.

    Uhandisi wa Umeme
    $24 (Avg Bid)
    $24 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    MIPS in verilog 32 bit pipelined Imeisha left

    I need to design MIPS 32 bit 5 stage pipelined architecture in Verilog. I need a MIPS testbench and simulation waveforms.

    Uhandisi wa Umeme Elektroniki Microcontroller Verilog / VHDL
    $91 (Avg Bid)
    $91 Wastani wa Zabuni
    4 zabuni
    Zabunia sasa
    Custom Project Nov 24 2012 17:36:05 Imeisha left

    Hi I need to implement MIPS in verilog and all I need is a testbench and waveforms. I have a week to comoplete everything. you can email me on knivodikar@

    Uhandisi wa Umeme
    $24 (Avg Bid)
    $24 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    VHDL specific project Imeisha left

    Hello I need an experience engineer for a VHDL project. Please make a offer and I will send you an message with the project description and we can decide the Budget. Thanks

    Uhandisi wa Umeme Elektroniki Uhandisi Verilog / VHDL
    $163 (Avg Bid)
    $163 Wastani wa Zabuni
    20 zabuni
    Zabunia sasa
    CLPD board, stepper motor, VHDL. Imeisha left

    Using a CPLD board to drive a stepper motor to a desired specifications using VHDL (Altera QuartusII). It is a very simple task. Need the complete programs and notes (minimum of 10 pages) on design & implemention. PM me for the specs. Thanks Happy bid (No more than £50 please)

    Uhandisi wa Umeme Elektroniki Uhandisi Verilog / VHDL
    $76 (Avg Bid)
    $76 Wastani wa Zabuni
    9 zabuni
    Zabunia sasa
    241112_215 Imeisha left

    Design a Tetris vidoe game modules that can work on SPARTEN 3E FPGA using verilog. the code should run on xilinx ISE 13.2 , the labkit and VGA module is given for us. this is the complete requirement : A block diagram of the module if it is based on FSM, I want the FSM design. I want to the game to be controlled via the keyboard The scores should be displayed on the monitor. the file that I send was the template for the pong game that I did it before, so you can use it for the tetris game DOWNLOAD THE FILE FROM :

    Console ya Mchezo Kutengeneza Michezo ya Kielektroniki PHP Software Architecture
    $250 (Avg Bid)
    $250 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    fpga programming Imeisha left

    i looking for a person who can help me with vhdl codes ... then upload the codes to Altera's FPGA cyclone iii ...

    Verilog / VHDL
    $194 (Avg Bid)
    $194 Wastani wa Zabuni
    14 zabuni
    Zabunia sasa
    VHDL CPLD FPGA project. Imeisha left

    A worker is needed to write a set of VHDL modules for latches, counters and decoders. Please see the attachment for details.

    Uhandisi wa Umeme Elektroniki Software Iliyopachikwa Verilog / VHDL
    $298 (Avg Bid)
    $298 Wastani wa Zabuni
    11 zabuni
    Zabunia sasa
    ASIC Design & Verification Interview Panel required urgently Imeisha left

    Bachelors in Engineering from a reputed institute with good academic record Having 6+ years experience in ASIC design & verification Good Knowledge on Tools like VMM, UVM, OVM, VERA Preferable SOC Verification. ASIC design experience with RTL coding in Verilog/VHDL, FPGA experience, FPGA Board bring, FPGA synthesis

    C Programming Software Iliyopachikwa RTOS Verilog / VHDL
    $9 / hr (Avg Bid)
    $9 / hr Wastani wa Zabuni
    4 zabuni
    Zabunia sasa
    Need 100 articles hardware design Imeisha left

    I need 100 high quality technical articles on Hardware design, FPGA, Verilog, ASIC, Synthesis, simulation..etc. Only US$10 milestone. rest milestone payment will be after each 25 articles.

    Article Writing Blogu Uandishi wa vya utafiti Uandishi wa kiufundi
    $133 (Avg Bid)
    $133 Wastani wa Zabuni
    8 zabuni
    Zabunia sasa
    32bit single precision floating point addition unit(verilog) Imeisha left

    A verilog code for 32bit single precision floating point addition unit. The detail will be provided.

    Elektroniki Verilog / VHDL
    $160 (Avg Bid)
    $160 Wastani wa Zabuni
    11 zabuni
    Zabunia sasa
    Custom Project Nov 16 2012 23:43:32 Imeisha left

    another VHDL design

    Verilog / VHDL
    $250 (Avg Bid)
    $250 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    writing a vhdl code to run a vending machine by specific way ....... Imeisha left

    I attached the question and I need it as soon as possible.............................................................................................

    Uhandisi wa Umeme Elektroniki Verilog / VHDL
    $339 (Avg Bid)
    $339 Wastani wa Zabuni
    3 zabuni
    Zabunia sasa
    writing a vhdl code to run a vending machine by specific way 2222 ....... Imeisha left

    I attached the question and I need it as soon as possible.............................................................................................

    Uhandisi wa Umeme Elektroniki Verilog / VHDL
    $424 (Avg Bid)
    $424 Wastani wa Zabuni
    2 zabuni
    Zabunia sasa
    writing a vhdl code to run a vending machine by specific way Imeisha left

    I attached the question and I need it as soon as possible.............................................................................................

    Uhandisi wa Umeme Elektroniki Verilog / VHDL
    $295 (Avg Bid)
    $295 Wastani wa Zabuni
    7 zabuni
    Zabunia sasa
    VHDL Project Imeisha left

    I need a design in VHDL.

    Verilog / VHDL
    $43 (Avg Bid)
    $43 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    System design task Imeisha left

    Hi i have maximum budget of 200USD and need this project to be completed in 2 days. digital design using vhdl

    Kuprogramu ukitumia C# Hisabati
    $500 (Avg Bid)
    $500 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    An Eclipse Plugin - GTKWave Imeisha left

    GTKWave is a fully featured GTK+ based wave viewer for Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing. Project homepage is here: Project main target is to create an Eclipse plugin which will run the GTKWave application integrated into Eclipse (NOT an external window). All of the features of GTKWave should be active for the Eclipse user. The viewer should be invoked whenever a user double clicks a VCD file in the project explorer window. Bidder must agree with the following (Otherwise please don't bid): 1. Freelancer will supply the full source code at the end of work. Only after we check we can build it here, and fully test it, last payment is made. 2. Following milestones will

    C Programming Java
    $550 (Avg Bid)
    $550 Wastani wa Zabuni
    1 zabuni
    Zabunia sasa
    Mradi ama shindano la kibinafsi #2607041 Imeisha left

    Tafadhali Jisajili ama Ingia ili kuona maelezo.

    Uhandisi wa Umeme Elektroniki Uhandisi Uhandisi wa Mawasiliano ya Simu Verilog / VHDL
    Dharura
    Zabunia sasa
    Mradi ama shindano la kibinafsi #2604599 Imeisha left

    Tafadhali Jisajili ama Ingia ili kuona maelezo.

    Uhandisi wa Umeme Elektroniki Uhandisi Uhandisi wa Mawasiliano ya Simu Verilog / VHDL
    Dharura
    Zabunia sasa
    Inaonyesha 4351 hadi 4400 ya wasilisho 4,802
    Matokeo kwa kila ukurasa